JAPANESE PATENT OFFICE -- Patent Abstracts of Japan

Publication Number: 10199944 A

Date of Publication: 1998.07.31

Int.Class: H01L 21/66

Date of Filing: 1997.12.24

Applicant: SAMSUNG ELECTRON CO LTD
Inventor: RI JUNSO

WAFER BURN-IN TEST CIRCUIT FOR SEMICONDUCTOR MEMORY

Abstract:

PROBLEM TO BE SOLVED: To form various back ground writing patterns for preventing a load exceeding the withstand voltage from being applied to a transistor by providing subword line drivers for enabling word lines according to word line activating signals, etc.

SOLUTION: Word lines WL0-WL3 are connected to corresponding word line activating signals PXID